Lab for High Performance Computing SERC, Indian Institute of Science
Home | People | Research | Awards/Honours | Publications | Lab Resources | Gallery | Contact Info | Sponsored Research
Tech. Reports | Conferences / Journals | Theses / Project Reports

A Scalable Low Power Issue Queue for Large Instruction Window Processors

Proceedings of the International Conference on Supercomputing (ICS 06)
Cairns, Queensland, Australia, June 28--30, 2006


  1. Rajesh Vivekanandham, Department of Computer Science and Automation
  2. Bharadwaj Amrutur, Department of Electrical Communication Engineering
  3. R. Govindarajan, Supercomputer Education and Research Centre; Department of Computer Science and Automation




Full Text