Lab for High Performance Computing SERC, Indian Institute of Science
Home | People | Research | Awards/Honours | Publications | Lab Resources | Gallery | Contact Info | Sponsored Research
Tech. Reports | Conferences / Journals | Theses / Project Reports

Publications: Theses/Project Reports

2016

Multi-Core Memory System Design: Developing and Using Analytical Models for Performance Evaluation and Enhancements
Nagendra Gulur Dwarakanath
PhD Thesis, Supercomputer Education and Research Centre,
June 2016
(full text)

2015

Improving Memory Hierarchy Performance in Heterogeneous System Architecture (HSA)
Arth Patel Kausheybhai
M.E. (Reg.) Project Report, Department of Computer Science and Automation,
July 2015
(full text)

2014

Efficient Dynamic Automatic Memory Management and Concurrent Kernel Execution for General-Purpose Programs on Graphics Processing Units
Sreepathi Pai
PhD Thesis, Supercomputer Education and Research Centre,
December 2014
(full text)
Fast Flow-Sensitive Pointer Analysis
Vaivaswatha N
MSc(Engg) Thesis, Supercomputer Education and Research Centre,
August 2014
(full text)

2013

Cooperative Execution of OpenCL Programs on Multiple Heterogenous Devices
Prasanna Pandit
MSc(Engg) Thesis, Department of Computer Science and Automation,
November 2013
(full text)

2012

Improving Last-Level Cache Performance in Single and Multi-Core Processors
R Manikantan
PhD Thesis, Department of Computer Science and Automation,
October 2012
(full text)
Scaling Context-Sensitive Points-to Analysis
Rupesh Nasre
PhD Thesis, Department of Computer Science and Automation,
February 2012
(full text)
Automatic Compilation of MATLAB Programs for Synergistic Execution on Heterogeneous Processors
Ashwin Prasad
MSc(Engg) Thesis, Supercomputer Education and Research Centre,
January 2012
(full text)

2009

Efficient Compilation of Stream Programs for Multicores with Accelerators
Abhishek Udupa
MSc(Engg) Thesis, Department of Computer Science and Automation,
July 2009
(full text)
Comprehensive Path-sensitive Data-Flow Analysis
Aditya Thakur
MSc(Engg) Thesis, Supercomputer Education and Research Centre,
January 2009
(full text)

2008

On-Chip Memory Architecture Exploration of Embedded System on Chip
T.S. Rajesh Kumar
PhD Thesis, Supercomputer Education and Research Centre,
September 2008
(full text)
Efficient Cache Organization for Application Specific and General Purpose Processors
Kaushik Rajan
PhD Thesis, Supercomputer Education and Research Centre,
September 2008
(full text)
A Multi-Stage Linear Regression Strategy for Determining Rmax of a TOP500 System
R. Karthikeyan
M.Tech. Project Report, Supercomputer Education and Research Centre,
July 2008
(full text)
Efficient Techniques Exploiting Memory Hierarchy to Improve Network Processor Performance
Girish B.C.
MSc(Engg) Thesis, Supercomputer Education and Research Centre,
June 2008
(full text)
Spill Code Minimization and Buffer and Code Size Aware Instruction Scheduling Technique
Santosh G. Nagarakatte
MSc(Engg) Thesis, Department of Computer Science and Automation,
January 2008
(full text)

2007

Improving the Communication Performance of I/O Intensive and Communication Intensive Applications in Clusters
V. Santhosh Kumar
PhD Thesis, Supercomputer Education and Research Centre,
October 2007
(full text)

2006

Scalable Low Power Issue Queue and Store Queue Design for Superscalar Processors
Rajesh Vivekanandham
MSc(Engg) Thesis, Department of Computer Science and Automation,
December 2006
(full text)
A Systematic Approach to Synthesis of Verification Test-suites for Modular SoC Designs
Sudhakar Surendran
MSc(Engg) Thesis, Supercomputer Education and Research Centre,
November 2006
(full text)
Power-Aware Compilation Techniques for Embedded Systems
Shyam Krishnaswamy
MSc(Engg) Thesis, Supercomputer Education and Research Centre,
July 2006
(full text)
Performance Modeling and Evaluation of Network Processors
Govind Shenoy
MSc(Engg) Thesis, Supercomputer Education and Research Centre,
July 2006
(full text)
Performance Enhancement Schemes for Superscalar Processors: Exploiting Narrow Width Results and Limited Prefetching
R. Manikantan
M.E. (Reg.) Project Report, Department of Computer Science and Automation,
June 2006
(full text)

2005

Performance Enhancement Schemes for Clustered Superscalar Processors
M.P. Dushyant
M.E. (Reg.) Project Report, Department of Computer Science and Automation,
July 2005
(full text)
FEADS: A Framework for Exploring the Application Design Space in Network Processors
Rajani Pai
M.E. (Reg.) Project Report, Department of Computer Science and Automation,
July 2005
(full text)

2004

Compiler Techniques for Code Size and Power Reduction for Embedded Processors
Sarvani V. V. N. S.
MSc(Engg) Thesis, Department of Computer Science and Automation,
July 2004
(full text)
A Simple Replacement Policy and a Dynamic Prefetching Technique for WWW Cache
A Radhika Sarma
MSc(Engg) Thesis, Department of Computer Science and Automation,
April 2004
(full text)

2002

Reconfigurable Architectures for Application Specific Processors used in Embedded Control Applications
Subash Chandar G.
MSc(Engg) Thesis, Supercomputer Education and Research Centre,
February 2002
(full text)
DOMP: OpenMP Programming on Cluster of SMPs
Anand Chitipothu
M.Tech. Project Report, Supercomputer Education and Research Centre,
January 2002
(full text)
A Clustered Digital Library Server with Cooperative Semantic Cache
S. Sujatha
M.Tech. Project Report, Supercomputer Education and Research Centre,
January 2002
(full text)

2001

Performance Analysis of Methods that Overcome False Sharing Effects in Software DSMs
K. V. Manjunath
MSc(Engg) Thesis, Department of Computer Science and Automation,
April 2001
(full text)
Dynamic Path Profile Aided Recompilation in a Java Just-In-Time Compiler
Vinodh Kumar R.
M.E. (Reg.) Project Report, Department of Computer Science and Automation,
January 2001
(full text)

2000

Instruction Scheduling Techniques in SUIF for Value Speculation
S.M. Sandhya
M.E. (Reg.) Project Report, Department of Computer Science and Automation,
January 2000
(full text)
Copy Propagation Optimization and Linear Scan Register Allocation in JIT Compilation
Veeral P. Shah
M.E. (Reg.) Project Report, Department of Computer Science and Automation,
January 2000
(full text)
Implementation of Simple COMA Simulator on RSIM
Amit Rangari
M.E. (Reg.) Project Report, Department of Computer Science and Automation,
January 2000
(full text)

1999

Compiler Optimizations in the Presence of Value Speculation
Srinivasan
M.E. (Int.) Project Report, Department of Computer Science and Automation,
July 1999
(full text)
A Vectorizing Compiler for Exploiting Multimedia Extensions
N. Sreraman
M.E. (Int.) Project Report, Department of Computer Science and Automation,
July 1999
(full text)
Study of Cache and TLB Performance in a Distributed Virtual Shared Memory System
Vinnakota Sricharan
MSc(Engg) Thesis, Department of Computer Science and Automation,
April 1999
(full text)
Efficient Resource Usage Modelling
V. Janaki Ramanan
MSc(Engg) Thesis, Department of Computer Science and Automation,
April 1999
(full text)
CAS-DSM: A Compiler Assisted Software Distributed Shared Memory System
Manoj N. P.
MSc(Engg) Thesis, Department of Computer Science and Automation,
April 1999
(full text)
Granularity Study and Evaluation of Performance Metrics for Shared Memory Accesses in Distributed Shared Memory Architectures
P. S. Udaya Shankara
M.E. (Reg.) Project Report, Department of Computer Science and Automation,
January 1999
(full text)
Java Virtual Machine: Just-In-Time Compiler Implementation for SPARC
V. Kumar
M.E. (Reg.) Project Report, Department of Computer Science and Automation,
January 1999
(full text)
Evaluation of Register Allocation and Instruction Scheduling Methods in Multiple Issue Processors
Madhavi G. Valluri
MSc(Engg) Thesis, Supercomputer Education and Research Centre,
January 1999
(full text)
Performance Enhancement of Software Distributed Shared Memory
V. Amar Nath
M.E. (Reg.) Project Report, Department of Computer Science and Automation,
January 1999
(full text)

1997

Performance Enhancement and Evaluation of DSM-SP2: A Distributed Shared Memory on IBM SP2
Lakshmi
M.E. (Int.) Project Report, Department of Computer Science and Automation,
July 1997
(full text)
Enhancing the Performance of Multithreaded Architectures
B. Hari Krishna
M.E. (Reg.) Project Report, Department of Computer Science and Automation,
January 1997
(full text)
Software Pipelining for VLIW Architectures
Amod K. Dani
M.E. (Reg.) Project Report, Department of Computer Science and Automation,
January 1997
(full text)
Distributed Shared Memory on Network of Workstations with TCP/IP
Biren Gandhi
M.E. (Reg.) Project Report, Department of Computer Science and Automation,
January 1997
(full text)
Implementation of Three Software Pipelining Methods
N.S.S. Narasimha Rao
M.E. (Reg.) Project Report, Department of Computer Science and Automation,
January 1997
(full text)
DSM-SP2: An Implementation of Distributed Shared Memory on IBM SP2
S. Ramesh
M.E. (Reg.) Project Report, Department of Computer Science and Automation,
January 1997
(full text)